This is a paid press release. Contact the press release distributor directly with any inquiries.

M31 Validates MIPI M-PHY v5.0 IP on 4nm, Advances 3nm Development to Enable UFS 4.1 Applications

PR Newswire

Mon, February 23, 2026 at 4:15 PM GMT+9 2 min read

HSINCHU, Feb. 23, 2026 /PRNewswire/ – M31 Technology (M31), a global leader in silicon intellectual property (IP), today announced that the silicon-proven MIPI M-PHY v5.0 IP has been validated on an advanced 4nm process node and is actively advancing development toward the 3nm node. This milestone demonstrates M31’s core technical capability to enable UFS 4.1 (Universal Flash Storage) through a comprehensive high-speed storage interface solution, addressing the growing performance demands of flagship smartphones, automotive smart cockpits, and AI edge computing devices.

(PRNewsfoto/M31 Technology)

As AI and autonomous driving technologies continue to advance at a rapid pace, end devices are experiencing exponential growth in demand for data throughput. The MIPI M-PHY v5.0 IP introduced by M31 strictly complies with MIPI Alliance specifications and delivers per-lane data rates of up to 23.32Gbps in HS-G5 (High Speed Gear 5) mode—doubling the performance of the previous HS-G4 generation. The IP integrates adaptive equalization (Adaptive EQ) and multi-amplitude signaling support, ensuring excellent signal integrity and a low bit error rate (BER) even at high data rates. In addition, an optimized hibernate mode effectively extends battery life in end devices, achieving an optimal balance between high performance and low power consumption.

To further accelerate SoC development cycles, M31 has built a comprehensive UFS solution. In addition to the physical layer (PHY), the solution integrates a JEDEC-compliant UFSHCI v4.1 controller IP and a UniPro control layer IP. This one-stop solution significantly reduces integration complexity and incorporates ISO 26262 functional safety design processes and certification, meeting the requirements of automotive and high-reliability end applications.

“In the wave of AI deployment and automotive intelligence, M31 leverages its deep expertise in high-speed interface IP to deliver silicon-proven M-PHY v5.0 performance on 4nm,” said Jerome Hung, Vice President of RD at M31. “By combining this with a fully integrated UFS 4.1 controller solution, we continue to expand our presence in advanced process technologies and automotive safety standards, positioning M31 as a trusted technology partner for next-generation high-speed storage platforms.”

Cision

View original content to download multimedia:https://www.prnewswire.com/apac/news-releases/m31-validates-mipi-m-phy-v5-0-ip-on-4nm-advances-3nm-development-to-enable-ufs-4-1-applications-302694398.html

Terms and Privacy Policy

Privacy Dashboard

More Info